













MOTIX™ BTM9020EP/BTM9021EP integrated full-bridge ICs for BDC motors

Features

- Path resistance of typ. 84 m Ω at 25°C
- Pulse current:
 - $8.8 \text{ A for } t_{\text{pulse}} \leq 1 \text{ s at } 85^{\circ}\text{C}$
 - 6.9 A for t_{pulse} ≤ 10 s at 85°C
- Supply voltage range from 7 V to 18 V
- Extended supply voltage range from 4.5 V to 40 V
- Current limitation of min. 20 A
- · Slew rate selection
- Protection and diagnostics: overcurrent, undervoltage, overtemperature, open load detection, current sense, cross current protection
- · Status flag diagnosis with feedback of current sense
- SPI interface in BTM9021EP
- · Half-bridge mode
- Green product (RoHS compliant)
- · ISO ready

Potential applications

- · Automotive unidirectional and bidirectional brushed DC motors
- Door modules
- · Mirror modules
- · Body control modules
- · Other inductive or resistive loads in the automotive field

Product validation

- Qualified for automotive applications
- · Product validation according to AEC-Q100

Product description

MOTIX™ BTM9020EP/BTM9021EP integrated full-bridge IC is an integrated full-bridge for automotive motor drive applications. This monolithic device is implemented in BCD technology, and assembled in PG-TSDSO-14 which has an exposed pad to ensure better thermal performance.

The device provides intelligent protection features against overtemperature, undervoltage, overcurrent, short circuit and crosscurrent. Moreover, the device also provides current sense and open load diagnostic as diagnosis features. The information of the output current and the error flag is presented at IS pin.









Datasheet

Product description







Product type	Package	Marking
BTM9020EP	PG-TSDSO-14	BTM9020
BTM9021EP	PG-TSDSO-14	BTM9021

2

Datasheet





Table of contents

	Table of contents
1	Device comparison
2	Block diagram 6
3	Pin configuration
3.1	HW variant7
3.2	SPI variant8
4	General product characteristics 9
4.1	Absolute maximum ratings
4.2	Functional range
4.3	Thermal resistance
4.4	Current consumption
5	Digital logic
5.1	Control inputs
6	Power stages
6.1	Functional description
6.2	Switching time
6.3	Slew rate selection
6.3.1	HW variant
6.3.2	SPI variant
6.4	Electrical characteristics
7	Protection and diagnostics
7.1	HW variant
7.1.1	Undervoltage shutdown
7.1.2	Overtemperature protection
7.1.3	Overcurrent protection
7.1.3.1	Short circuit of output to supply or ground
7.1.3.2	Recovery to normal operation
7.1.4	Cross current protection
7.1.5	Open load detection
7.1.6	Current sense
7.2	SPI variant
7.2.1	Undervoltage shutdown
7.2.2	Overtemperature protection
7.2.3	Overcurrent protection
7.2.3.1	Short circuit of output to supply or ground
7.2.3.2	Recovery to normal operation
7.2.4	Open load detection

3

Datasheet

Table of contents

Global error flag Control byte Status byte SPI timing Daisy chain	
Global error flag Control byte Status byte SPI timing	
Global error flag Control byte Status byte SPI timing Daisy chain	
Global error flag Control byte Status byte SPI timing	37 37
Global error flag	
Global error flag	
Global error flag	
SPI description	35
Serial peripheral interface - SPI	35
Electrical characteristics	
·	
Current sense	
	Cross current protection Electrical characteristics

Datasheet

1 Device comparison



1 Device comparison


This table summarizes the differences between BTM9020EP and BTM9021EP.

	HW variant (BTM9020EP)	SPI variant (BTM9021EP)
Package	PG-TSDSO-14	PG-TSDSO-14
Digital interface	INA, INB, SEL, PWM	SDI, SCLK, CS, SDO
Path resistance	84 mΩ at 25°C	84 m Ω at 25°C
Current limitation	Min. 20 A	Min. 20 A
Overcurrent protection	Error flag at IS pin; Latched	Error flag at IS pin; OCx bit latched in the status byte; Dedicate bit for each half-bridge
Slew rate selection	2 configurable slew rate levels:Selected via input sequenceRead out at IS pin	 2 configurable slew rate levels: Selected via SR bit in the control byte Read out the control byte at SDO pin
Undervoltage shutdown	No sense current flowing out from IS pin; No error flag; Unlatched	No sense current flowing out from IS pin; No error flag; UV bit set but unlatched in the status byte
Overtemperature protection	Error flag at IS pin; Unlatched	Error flag at IS pin; TSDx bit set but unlatched in the status byte; Dedicate bit for each half-bridge
Open load detection	Error flag at IS pin; Unlatched	Error flag at IS pin; OL bit set but unlatched in the status byte
Current sense	Provided at IS pin	Provided at IS pin

2 Block diagram



2 Block diagram



6

Figure 1 Block diagram

Datasheet

3 Pin configuration



3 Pin configuration

3.1 HW variant




Figure 2 Pin configuration

Table 1 Pin definitions and functions

Pin	Symbol	Function
1, 14	OUTA	Power output of the half-bridge A. All OUTA pins should be externally connected together.
2	INA	Input control combine with INB and PWM, refer to operative condition table
3, 4, 5	GND	Power ground. All ground pins should be externally connected together.
6	INB	Input control combine with INA and PWM, refer to operative condition table
7,8	OUTB	Power output of the half-bridge B. All OUTB pins should be externally connected together.
9	PWM	Input control combine with INA and PWM, refer to operative condition table
10	SEL	Current sense selection pin
11, 12	VS	Power supply. All VS pins should be externally connected together.
13	IS	Current sense and error flag pin
EDP	_	Exposed die pad.
		For cooling and EMC purposes only.
		Not usable as electrical ground.
		Electrical ground must be provided by pins 3, 4 and 5.
		It is recommended to connect the EDP to ground.

Datasheet

3 Pin configuration



3.2 SPI variant




Figure 3 Pin configuration

Table 2 Pin definitions and functions

Pin	Symbol	Function
1, 14	OUTA	Power output of the half-bridge A;
		All OUTA pins should be externally connected together.
2	SDI	Serial data input with internal pull down
3, 4, 5	GND	Power ground;
		All ground pins should be externally connected together.
6	SCLK	Serial clock input with internal pull down
7,8	OUTB	Power output of the half-bridge B;
		All OUTB pins should be externally connected together.
9	SDO	Serial data output with open drain
10	cs	Chip select input with internal pull down
11, 12	VS	Power supply;
		All VS pins should be externally connected together.
13	IS	Current sense and error flag pin
EDP	-	Exposed die pad;
		For cooling and EMC purposes only;
		Not usable as electrical ground;
		Electrical ground must be provided by pins 3, 4 and 5.
		It is recommended to connect the EDP to ground.

Datasheet

4 General product characteristics



4 General product characteristics

The device is intended to be used in an automotive environment.

4.1 Absolute maximum ratings

Stress above the absolute maximum ratings listed in this chapter may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3 Absolute maximum rating

 $T_i = -40$ °C to 150°C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	;	Unit	Note or condition	P-Number	
		Min.	Min. Typ. Max.					
Voltages				'				
Supply voltage	V _S	-0.3	-	40	V	_	P_GPC_01_1	
Output voltage	V _{OUTX}	-0.3	_	V _S + 0.3	V	-	P_GPC_01_02	
Voltage of logic pins	$V_{\rm INA} / V_{\rm SDI},$ $V_{\rm INB} / V_{\rm SCKL},$ $V_{\rm SEL} / V_{\rm CS},$ $V_{\rm PWM} / V_{\rm SDO}$	-0.3	_	V _S +6	V	Note: Max. 40 V	P_GPC_01_03	
Current sense pin	V_{IS}	-0.3	_	40	V	_	P_GPC_01_15	
Voltage between VS and IS pin	V_{SIS}	-0.3	_	40	V	_	P_GPC_01_04	
Temperatures							·	
Junction temperature	T _j	-40	_	150	°C	-	P_GPC_01_09	
Storage Temperature	$T_{\rm stg}$	-55	_	150	°C	-	P_GPC_01_10	
ESD susceptibility all pins (HBM)	V _{ESD(HBM, local)}	-2	_	2	kV	HBM ¹⁾	P_GPC_01_11	
ESD susceptibility OUT vs GND, VS vs GND (HBM)	V _{ESD(HBM} , global)	-4	-	4	kV	HBM ¹⁾	P_GPC_01_12	
ESD susceptibility all pins (CDM)	V _{ESD(CDM)}	-500	_	500	V	CDM ²⁾	P_GPC_01_13	
ESD susceptibility corner pins (CDM)	V _{ESD(CDM, corner)}	-750	_	750	V	CDM ²⁾	P_GPC_01_14	

¹⁾ ESD susceptibility, human body model (HBM), according to AEC Q100-002 (1.5 k Ω , 100 pF).

4.2 Functional range

The parameters of the functional range are listed in the table below:

²⁾ ESD susceptibility, charged device model (CDM), according to AEC Q100-011.

Datasheet

4 General product characteristics



Table 4 Functional range

Parameter	Symbol		Values		Unit	Note or condition	P-Number	
		Min. Typ.		Max.				
Supply voltage range for normal operation	V _{S(nor)}	7	-	18	V	_	P_GPC_02_01	
Extended supply voltage range for operation	V _{S(ext)}	4.5	-	40	V	_	P_GPC_02_02	
Junction temperature	Tj	-40	_	150	°C	-	P_GPC_02_03	
HS / LS continous drain current	I _{D(HS)}	-5.5	_	5.5	A	$T_{amb} = 85^{\circ}C$	P_GPC_02_04	
HS / LS pulsed drain current	I _{pulse(HS)} I _{pulse(LS)}	-6.9	_	6.9	А	$t_{\text{pulse}} \le 10 \text{ s}$ $t_{\text{amb}} = 85^{\circ}\text{C}$	P_GPC_02_05	
HS / LS pulsed drain current	I _{pulse(HS)} I _{pulse(LS)}	-8.8	_	8.8	А	$t_{\text{pulse}} \le 1 \text{ s}$ $T_{\text{amb}} = 85^{\circ}\text{C}$	P_GPC_02_06	
HS / LS pulsed drain current	I _{pulse(HS)} I _{pulse(LS)}	-14	_	14	A	$t_{\text{pulse}} \le 250 \text{ ms}$ $T_{\text{junc}} = 25^{\circ}\text{C}^{2}$	P_GPC_02_07	
Input voltage range for normal operation	V _{INA(nor)} / V _{SDI(nor)} , V _{INB(nor)} / V _{SCLK(nor)} , V _{SEL(nor)} / V _{CS(nor)} , V _{PWM(nor)}	-0.3	-	6.0	V	-	P_GPC_02_08	

¹⁾ Based on thermal simulation using 2s2p with 600 mm 2 Cu (70 $\mu m)$

4.3 Thermal resistance

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, please go to JEDEC webpage.

Table 5 Thermal resistance

Parameter	Symbol		Values		Values Ur		Unit	Note or condition	P-Number
		Min.	Тур.	Мах.					
Junction to ambient	R_{thJA}	_	32	_	K/W	1)	P_GPC_03_01		
Junction to case	R _{thJC}	_	2	_	K/W	-	P_GPC_03_02		

¹⁾ According to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2s2p board. The product (chip and package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

²⁾ This pulsed drain current is defined for the inrush current when the load is at cold temperature $T_{Load} = -40^{\circ}\text{C}$

Datasheet

4 General product characteristics



4.4 Current consumption

Table 6 Current consumption

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, I_L = 0 A, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	;	Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Supply current in standby mode	I _{VS_STB}	-	_	5	μΑ	$V_{\text{INA}} = V_{\text{INB}} = 0 \text{ V};$ $V_{\text{SEL}} = 0 \text{ V}; V_{\text{PWM}} = 0 \text{ V};$ $-40^{\circ}\text{C} \le T_{\text{j}} \le 85^{\circ}\text{C}; V_{\text{S}} = 13.5 \text{ V}$	P_GPC_04_01
Supply current in standby mode	I _{VS_STB}	-	_	25	μΑ	$V_{INA} = V_{INB} = 0 \text{ V};$ $V_{SEL} = 0 \text{ V}; V_{PWM} = 0 \text{ V};$ $T_{j} = 150^{\circ}\text{C}; V_{S} = 13.5 \text{ V}$	P_GPC_04_03
Supply current in normal mode	I _{VS(ON)}	-	3	5.5	mA	In normal operation mode: $V_{\text{INA}} = 5 \text{ V}, V_{\text{INB}} = 0 \text{ V}$ or $V_{\text{INA}} = 0 \text{ V}, V_{\text{INB}} = 5 \text{ V};$ $V_{\text{SEL}} = \text{X};$ $V_{\text{PWM}} = 0 \text{ V or}$ $V_{\text{PWM}} = 5 \text{ V};$ No load is connected	P_GPC_04_05

Datasheet

5 Digital logic



5 Digital logic

INA is in general to control the high-side switch of the half-bridge A. INB is in general to control the high-side switch of the half-bridge B. PWM is used to control the low-side switches when the high-side is off. Please be informed that there are a few exceptions listed in the operative condition table to cover all use cases. Please check the input patterns refer to the Table 7.

Table 7 Operative condition

Input pattern			Current sense/ Error flag	MOS	FET st	tatus		Bridge mode	
INA	INB	PWM	SEL	IS	HSA	LSA	HSB	LSB	
0	0	0	0	Hi-Z	off	off	off	off	pull-down resistance is connected; outputs are grounded ¹⁾
0	0	0	1	error flag: short to GND	off	off	off	off	pull-up resistance is connected short to GND diagnosis
0	0	1	0	current sense: LSB	off	on	off	on	slow decay/break LS
0	0	1	1	current sense: LSA	off	on	off	on	slow decay/break LS
0	1	0	0	current sense: HSB	off	off	on	off	fast decay HSB/off
0	1	0	1	error flag: open load	off	off	on	off	fast decay HSB/open load diagnosis; pull-down resistance at OUTA is connected
0	1	1	0	current sense: HSB	off	on	on	off	forward
0	1	1	1	current sense: LSA	off	on	on	off	forward
1	0	0	0	error flag: open load	on	off	off	off	fast decay HSA/open load diagnosis; pull-down resistance at OUTB is connected
1	0	0	1	current sense: HSA	on	off	off	off	fast decay HSA/off
1	0	1	0	current sense: LSB	on	off	off	on	reverse
1	0	1	1	current sense: HSA	on	off	off	on	reverse
1	1	0	0	current sense: HSB	on	off	on	off	slow decay/break HS
1	1	0	1	current sense: HSA	on	off	on	off	slow decay/break HS
1	1	1	0	current sense: LSB	off	off	off	on	Half-bridge A in tri-state
1	1	1	1	current sense: LSA	off	on	off	off	Half-bridge B in tri-state

Note:

For SPI variant the inputs in the table are mapped to the dedicate bits in SPI protocol. For SPI variant when EN bit is set to 0, the device will enter to standby mode.

1) $V_{\text{SEL}} \le 0.25 \text{ V}$.

Table 8 Fault conditions

	Digital	input pins		IS	Comment
INA	INB	PWM	SEL		
0	0	0	1	I _{IS(FAULT)}	Short to GND is detected

(table continues...)

Datasheet

5 Digital logic



Table 8 (continued) Fault conditions

	Digital	input pins		IS	Comment
INA	INB	PWM	SEL		
0	0	1	0/1	I _{IS(FAULT)}	Error flagged; low side A/B latched off in OC condition
0	1	0	0	I _{IS(FAULT)}	Error flagged; high side B latched off in OC condition
0	1	0	1	I _{IS(FAULT)}	Open load is detected
0	1	1	0/1	I _{IS(FAULT)}	Error flagged; high side B or low side A latched off in OC condition
1	0	0	0	I _{IS(FAULT)}	Open load is detected
1	0	0	1	I _{IS(FAULT)}	Error flagged; high side A latched off in OC condition
1	0	1	0	I _{IS(FAULT)}	Error flagged; high side A or low side B latched off in OC condition
1	1	0	0	I _{IS(FAULT)}	Error flagged; high side A/B latched off in OC condition
1	1	1	0	I _{IS(FAULT)}	Error flagged; low side B latched off in OC condition
1	1	1	1	I _{IS(FAULT)}	Error flagged; low side A latched off in OC condition

Note: For SPI variant the inputs in the table are mapped to the dedicate bits in SPI protocol. The error flags can be read out either at IS pin or via SDO pin.

5.1 Control inputs




Figure 4 Input structure

Table 9Electrical characteristics

 $V_S = 7 \text{ V to } 18 \text{ V}$, $T_j = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Low level voltage INA / SDI, INB / SCLK, SEL / CS, PWM	$V_{\rm INA(L)} / V_{\rm SDI(L)},$ $V_{\rm INB(L)} / V_{\rm SCLK(L)},$ $V_{\rm PWM(L)},$ $V_{\rm SEL(L)} / V_{\rm CS(L)}$	1.0	1.3	_	V	1)	P_INP_01_01
High level voltage INA / SDI, INB / SCLK, SEL / CS, PWM	$V_{\rm INA(H)} / V_{\rm SDI(H)},$ $V_{\rm INB(H)} / V_{\rm SCLK(H)},$ $V_{\rm PWM(H)},$ $V_{\rm SEL(H)} / V_{\rm CS(H)}$		1.6	2.1	V	-	P_INP_01_02

(table continues...)

Datasheet

5 Digital logic



Table 9 (continued) Electrical characteristics

 $V_S = 7 \text{ V}$ to 18 V, $T_j = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values		Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Input voltage hysteresis	$V_{\rm INA(HYS)}$ / $V_{\rm SDI(HYS)}$, $V_{\rm INB(HYS)}$ / $V_{\rm SCLK(HYS)}$, $V_{\rm SEL(HYS)}$ / $V_{\rm CS(HYS)}$, $V_{\rm PWM(HYS)}$	-	400	-	mV	_	P_INP_01_03
Input current low level	I _{INA(L)} / I _{SDI(L)} , I _{INB(L)} / I _{SCLK(L)} , I _{PWM(L)} , I _{SEL(L)} / I _{PWM(L)}	2	4	6	μΑ	VINA / VSDI = VINB / VSCLK = VPWM = VSEL / VPWM = 1.0 V Refer to Figure 4	P_INP_01_04
Input current high level	I _{INA(H)} / I _{SDI(H)} , I _{INB(H)} / I _{SCLK(H)} , I _{PWM(H)} , I _{SEL(H)} / I _{PWM(H)}	-	10	20	μΑ	VINA / VSDI = VINB / VSCLK = VPWM = VSEL / VPWM = 2.1 V Refer to Figure 4	P_INP_01_05

¹⁾ When V_{INA} , V_{INB} , V_{PWM} , or $V_{\text{SEL(L)}}$ is higher than 0.8 V, the devices will enter the normal operation mode from the standby mode, and consume higher quiescent current.

14

6 Power stages



6 Power stages

6.1 Functional description

The power stage of the BTM9020EP / BTM9021EP consists of two half-bridges. All protection and diagnostic functions are applicable for each half-bridge.

The on-state resistance R_{ON} dependents mainly on the junction temperature T_j . The typical on-state resistance characteristics are shown in Figure 5.




Figure 5 Typical ON-state resistance vs. supply voltage VS

6.2 Switching time




Figure 6 Definition of HS switching time without cross current protection time

6 Power stages






Figure 7 Definition of LS switching time without cross current protection time




Figure 8 HS switch on delay in active freewheeling

For SPI variant the INx signal in the figure is mapped to the input bits in SPI protocol. The INx will be updated at the CS falling edge.

6.3 Slew rate selection

6.3.1 HW variant

The slew rate is selected via input toggling as shown in Figure 9. If more then one input signal is high, the next slew rate level will be selected when:

- All input signals are pulled down for the duration 0.5 μ s $\leq t_{SLS} \leq 5 \mu$ s
- At least one input signal is pulled up after t_{SLS} expired

Datasheet

6 Power stages






Figure 9 Slew rate selection

The slow slew rate is selected by default after power up.

As shown in Figure 10 when all input signals are pulled down, the selected slew rate can be detected at IS pin before the standby mode blanking time is expired:

- Fast slew rate is selected, if the fault current $I_{IS(FAULT)}$ is present at IS pin
- Slow slew rate is selected, if no current is present at IS pin




Figure 10 Slew rate detection

6.3.2 SPI variant

The slew rate level is selected via the SR bit in the data byte sent to SDI:

- The fast slew rate is selected if the SR bit is set to 1
- The slow slew rate is selected if the SR bit is set to 0

The slew rate is reset to the slow slew rate level by default after power up.

The slew rate level is read out in the control byte via SDO when the SDO_SEL is set to 0.

6.4 Electrical characteristics

Table 10 Electrical characteristics

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
On-state high-side resistance	R _{ON(HS)}	-	_	78	mΩ	$I_{OUT} = 2.5 \text{ A}; V_S = 6 \text{ V}; T_j = 150^{\circ}\text{C}$	P_PS_01_01

(table continues...)

Datasheet

6 Power stages



Table 10 (continued) Electrical characteristics

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	i	Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
On-state high-side resistance	R _{ON(HS)}	-	42	_	mΩ	I_{OUT} = 2.5 A; V_S = 6 V; T_j = 25°C	P_PS_01_25
On-state low-side resistance	R _{ON(LS)}	-	- 78 mΩ $I_{OUT} = 2.5 \text{ A}; V_S = 6 \text{ V}; T_j = 150 ^{\circ}\text{C}$		P_PS_01_02		
On-state low-side resistance	R _{ON(LS)}	-	42	_	mΩ	I_{OUT} = 2.5 A; V_S = 6 V; T_j = 25°C	P_PS_01_26
Fast HS switch on delay time	t _{dr1(HS)}	0.6	1.0	1.6	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_26
Slow HS switch on delay time	t _{dr2(HS)}	0.8	1.6	3.2	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_27
Fast HS switch off delay time	t _{df1(HS)}	2.1	4.5	6.5	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_28
Slow HS switch off delay time	t _{df2(HS)}	3.0	9.0	16	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_22
Fast HS rise time	t _{r1(HS)}	0.6	1.0	1.9	μs	$V_{\rm OUTx}$ from 20% to 80% of $V_{\rm S}$; $R_{\rm Load} = 5.6 \Omega$; $V_{\rm S} = 13.5 \rm V$	P_PS_01_30
Slow HS rise time	t _{r2(HS)}	1.0	2.2	4.4	μs	V_{OUTx} from 20% to 80% of V_{S} ; $R_{\text{Load}} = 5.6 \Omega$; $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_31
Fast HS fall time	t _{f1(HS)}	0.4	0.9	1.4	μs	V_{OUTx} from 80% to 20% of V_{S} ; $R_{\text{Load}} = 5.6 \Omega$; $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_32
Slow HS fall time	t _{f2(HS)}	0.6	2.0	3.6	μs	$V_{\rm OUTx}$ from 80% to 20% of $V_{\rm S}$; $R_{\rm Load} = 5.6 \Omega$; $V_{\rm S} = 13.5 \rm V$	P_PS_01_33
Fast LS switch on delay time	t _{df1(LS)}	0.6	1	1.6	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_34
Slow LS switch on delay time	t _{df2(LS)}	0.8	1.9	3.4	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_35

(table continues...)

Datasheet

6 Power stages



Table 10 (continued) Electrical characteristics

 $V_S = 7 \text{ V to } 18 \text{ V}$, $T_i = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	3	Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Fast LS switch off delay time	t _{dr1(LS)}	2	3.8	5.7	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_36
Slow LS switch off delay time	t _{dr2(LS)}	3.3	3.3 8 13.2 μ s $R_{Load} = 5.6 \Omega$; $V_{S} = 13.5 \text{ V}$		P_PS_01_37		
Fast LS rise time	t _{r1(LS)}	0.4	0.8	1.2	μs	$V_{\rm OUTx}$ from 20% to 80% of $V_{\rm S}$; $R_{\rm Load} = 5.6 \Omega$; $V_{\rm S} = 13.5 \rm V$	P_PS_01_38
Slow LS rise time	t _{r2(LS)}	0.7	1.8	2.8	μs	V_{OUTx} from 20% to 80% of V_{S} ; $R_{\text{Load}} = 5.6 \Omega$; $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_39
Fast LS fall time	t _{f1(LS)}	0.4	0.8	1.25	μs	V_{OUTx} from 80% to 20% of V_{S} ; $R_{\text{Load}} = 5.6 \Omega$; $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_40
Slow LS fall time	t _{f2(LS)}	0.7	1.5	3.1	μs	$V_{\rm OUTx}$ from 80% to 20% of $V_{\rm S}$; $R_{\rm Load} = 5.6 \Omega$; $V_{\rm S} = 13.5 \rm V$	P_PS_01_41
Fast cross current protection time	t _{cross1}	2.5	3.3	5	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_42
Slow cross current protection time	t _{cross2}	4.5	7	9.5	μs	$R_{\text{Load}} = 5.6 \Omega;$ $V_{\text{S}} = 13.5 \text{V}$	P_PS_01_43
Free wheeling diode forward voltage	V _f	_	0.8	0.9	V	$ I_{OUT} = 2 \text{ A}; T_j = 150^{\circ}\text{C}$	P_PS_01_13
Off-state output leakage current	I _{L(OFF)}	-	_	10	μΑ	$V_{INA} = V_{INB} = 0 \text{ V};$ $V_{PWM} = 0 \text{ V}; V_{S} = 13.5 \text{ V};$ $V_{SEL} = 0.55 \text{ V};$ $T_{i} = 150 ^{\circ}\text{C}$	P_PS_01_14
Slew rate selection time	t _{SLS}	0.5	_	5	μs	-	P_PS_01_15



7 Protection and diagnostics

7.1 HW variant

Both high-side and low-side switches are capable to detect an open load condition in their activated state.

7.1.1 Undervoltage shutdown

If the supply voltage drops below $V_{UV(OFF)}$ as shown in Figure 11, the device will

- Switch off the MOSFETs actively
- Keep the charge pump on
- Provide no output at current sense pin

Note: If the supply voltage drops below the power off reset voltage V_{S_POFFR} , the charge pump will be deactivated, and the slew rate will be set to default value.

If V_S rises above $V_{UV(ON)}$ as shown in Figure 11, the device will resume normal operation.

When the supply voltage rises above $V_{\text{UV}(\text{ON})}$, the sense current IS will be present at the IS pin when the switch on delay and the current sense recovery time t_{IS} expires.




Figure 11 Timing diagram for undervoltage behavior

7.1.2 Overtemperature protection

This device is protected against overtemperature by the integrated temperature sensors. Overtemperature leads to a switch off of the output stages including the high-side and low-side switches.

If the temperature sensor reaches $T_{\rm ISD}$ for a duration longer than $t_{\rm OTF}$, the device behaves as follows

- Switch off both high-side and low-side MOSFETs in dedicated half-bridge
- Keep the charge pump on
- Keep the switches off until the device resumes the normal operation when the junction temperature decreases below the threshold
- Provide I_{IS(fault)} at IS pin

Datasheet

The device resumes normal functionality once the temperature drops below thermal switch on junction temperature T_{jSO}

20

7.1.3 Overcurrent protection



7.1.3.1 Short circuit of output to supply or ground

The high-side switches are protected against short to ground whereas the low-side switches are protected against short to supply.

If the current within the switch exceeds the corresponding overcurrent detection threshold I_{SD-xx} , the device will

- Enter into an overcurrent condition
- Start the overcurrent shutdown filter time $t_{\rm dOC}$ xx
- Limit the current to the current limitation I_{LIM} xx

When the overcurrent shutdown is triggered, the device will

- · Latch off
- Provide I_{IS(fault)} at IS pin
- Switch on the MOSFETs by input pulse (PWM, INA and INB) as shown in Figure 14




Figure 12 High-side switch short circuit and overcurrent protection




Figure 13 Low-side switch short circuit and overcurrent protection

The high-side current limitation is always higher than the low-side current limitation.

7.1.3.2 Recovery to normal operation

As shown in Figure 14 the recovery will be controlled by the input patterns.

Datasheet

7 Protection and diagnostics






Figure 14 Recovery of short circuit and overcurrent protection by input pattern

7.1.4 Cross current protection

The high-side and low-side MOSFETs are ensured never to be simultaneously "ON" to avoid cross currents. This is achieved by integrating delays in the driver stage of the power outputs to create a cross current protection time between switching off one of the MOSFETs and switching on the adjacent MOSFET within the half-bridge. The cross current protection time, t_{cross1} and t_{cross2} , as shown in Figure 15 and Figure 16, have been specified to ensure that the switching slopes do not overlap with each other. This prevents a cross conduction event.

1.00






Figure 15 Half-bridge outputs switching times: high-side to low-side transition

1.00






Figure 16 Half-bridge outputs switching times: low-side to high-side transition

Open load detection 7.1.5

In the following conditions this device provides open load detection without any external pull-down resistance, and the error flag will be present at IS pin.

- Open load at OUTA
- Open load at OUTB
- Short to GND at OUTA and / or OUTB

Table 11 Open load diagnostic

	Digital	input pins		OUTA	OUTB	IS	Comment
INA	INB	PWM	SEL				
1	0	0	0	High	Low	I _{IS(FAULT)}	Open load at OUTA or OUTB
0	1	0	1	Low	High	I _{IS(FAULT)}	Open load at OUTA or OUTB

(table continues...)



Table 11 (continued) Open load diagnostic

	Digital	input pins		OUTA	OUTB	IS	Comment
INA	INB	PWM	SEL				
0	0	0	1	Low	Low	I _{IS(FAULT)}	Short to GND




Figure 17 Example of open load detection and short to GND

7.1.6 Current sense

In normal operation (refer to Table 7) a current source is connected to IS pin to provide a current proportional to the forward current flowing through the switch selected by SEL pin as shown in Figure 18:




Figure 18 Sense current vs. load current

Datasheet

7 Protection and diagnostics



7.2 SPI variant

Both high-side and low-side switches are capable of detection an open load in their activated state.

To supervises the SPI communication with the microcontroller the integrated watchdog should be activated by setting the WD_EN to 1. In each SPI command 8 clock pulses should be sent to the device. The watchdog is triggered by the falling edge of the CS signal if the number of the SCLK is the multiples of 8 during the CS high phase. If it is not triggered at the falling edge of the CS signal in the watchdog period, the device will reset the control byte and the status byte. After the standby mode blanking time the MOSFETs will be switched off as shown in Figure 19.

The watchdog is activated by setting WD_EN to 1.

When the falling edge of the CS single doesn't come in the watchdog period, or the number of the SCLK pulse is not the multiples of 8 during the CS high phase, the device will:

- Reset the control byte to their default values
- Set the status byte to 0
- Switch off the MOSFETs, and enter to standby mode when t_{STANDBY} is expired

Note: If the CS signal stuck at high, and the watchdog is not triggered in the watchdog period, the control byte will be reset, and the MOSFETs will be switched off while the charge pump is kept activated. A rising edge of the CS signal is required to resume the normal operation.

When the next rising edge of the CS signal comes, the device will resume to the normal operation mode and behaves according to the control byte sent to SDI.




Figure 19 Watchdog failure

7.2.1 Undervoltage shutdown

If the supply voltage drops below $V_{\text{UV(OFF)}}$ as shown in Figure 20, the device will

- Switch off the MOSFETs actively
- Keep the charge pump on
- Provide no output at current sense pin
- Set UV bit to 1

If V_S rises above $V_{UV(ON)}$ as shown in Figure 20, the device behaves as follows:

- Resume normal operation
- Clear the UV bit in the status byte

When the supply voltage rises above $V_{\text{UV(ON)}}$, the sense current IS will be present at the IS pin when the switch on delay and the current sense recovery time t_{IS} expires.

Datasheet

7 Protection and diagnostics






Figure 20 Timing diagram for undervoltage behavior

7.2.2 Overtemperature protection

This device is protected against overtemperature by the integrated temperature sensors. Overtemperature leads to switch off of the output stages including the high-side and low-side switches.

If the temperature sensor reaches $T_{\rm iSD}$ for a duration longer than $t_{\rm OTF}$, the device behaves as follows

- Switch off both high-side and low-side MOSFETs in dedicated half-bridge
- · Keep the charge pump on
- Keep the switches off until the device resumes the normal operation when the junction temperature decreases below the threshold
- Provide I_{IS(fault)} at IS pin
- Set the dedicate overtemperature error flag TSDx bit to 1

When the temperature drops below thermal switch on junction temperature T_{iSO} , the device behaves as follows:

- Resume normal operation
- Clear TSDx bit in the status byte

7.2.3 Overcurrent protection

7.2.3.1 Short circuit of output to supply or ground

The high-side switches are protected against short to ground whereas the low-side switches are protected against short to supply.

If the current flowing through the switch exceeds the corresponding overcurrent detection threshold I_{SD_xx} , the device will

- Enter into an overcurrent condition
- Start the overcurrent shutdown filter time t_{dOC} xx
- Limit the current to the current limitation I_{LIM xx}

When the overcurrent shutdown is triggered, the device will

- Latch off
- Provide I_{IS(fault)} at IS pin
- Switch on the MOSFETs by input pulse (PWM, INA and INB) as shown in Figure 23
- Set dedicated OCx bit to 1

1.00

Datasheet

7 Protection and diagnostics






Figure 21 Short circuit between OUTA and GND to trigger overcurrent protection




Figure 22 Short circuit between OUTA and VS to trigger overcurrent protection

The high-side current limitation is always higher than the low-side current limitation.

7.2.3.2 Recovery to normal operation

As shown in Figure 23 the recovery will be controlled by the input bits in the control byte. When the input bits to switch on the MOSFET is sent to the device, it behaves as follows:

- Recovery to normal operation
- Switch on the related MOSFET
- Clear the OCx bit

Datasheet

7 Protection and diagnostics






Figure 23 Recovery of short circuit and overcurrent protection by input bits

7.2.4 Open load detection

In the following conditions this device provides open load detection without any external pull-down resistance, and the error flag will be present at IS pin and OL bit in the status byte.

- Open load at OUTA
- Open load at OUTB
- Short to GND

Table 12 Open load diagnostic

Inp	out bits	Input bits in the control byte		OUTA	OUTB	IS	OL bit	Comment
INA	INB	PWM	SEL					
1	0	0	0	High	Low	I _{IS(FAULT)}	1	Open load at OUTA or OUTB
0	1	0	1	Low	High	I _{IS(FAULT)}	1	Open load at OUTA or OUTB
0	0	0	1	Low	Low	I _{IS(FAULT)}	1	Short to GND






Figure 24 Example of open load detection and short to GND

7.2.5 Current sense

In normal operation (refer to Table 7) a current source is connected to IS pin to provide a current proportional to the forward current flowing through the switch selected by SEL bit as shown in Figure 25:




Figure 25 Sense current vs. load current

7.2.6 Cross current protection

The high-side and low-side MOSFEs are ensured never to be simultaneously "ON" to avoid cross currents. This is achieved by integrating delays in the driver stage of the power outputs to create a cross current protection time between switching off one of the MOSFETs and switching on the adjacent MOSFET within the half-bridge. The cross current protection time, $t_{\text{cross}1}$ and $t_{\text{cross}2}$, as shown in Figure 26 and Figure 27, have been specified to ensure that the switching slopes do not overlap with each other. This prevents a cross conduction event.

1.00

Datasheet

7 Protection and diagnostics






Figure 26 Half-bridge outputs switching times: high-side to low-side transition

31






Figure 27 Half-bridge outputs switching times: low-side to high-side transition

7.3 Electrical characteristics

Table 13 Electrical characteristics

 $V_S = 7 \text{ V to } 18 \text{ V}$, $T_j = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values		Unit	Note or condition	P-Number	
		Min.	Тур.	Max.			
Switch on voltage	V _{UV(ON)}	_	_	5.0	V	V _S increasing	P_PRO_01_01
Switch off voltage	V _{UV(OFF)}	3.0	_	4.5	V	V _S decreasing	P_PRO_01_02
On/off hysteresis	V _{UV(HY)}	_	0.4	_	V	-	P_PRO_01_03

(table continues...)

1.00

Datasheet

7 Protection and diagnostics



Table 13 (continued) Electrical characteristics

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	;	Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Current sense recovery time	t _{IS}	1	4	10	μs	-	P_PRO_01_04
VS power on reset	V _{S_POR}	3.8	_	-	V	V _S increasing	P_PRO_01_28
VS power off reset	V _{S_POFFR}	_		2.0	V	V _S decreasing	P_PRO_01_29
VS power on / off hysteresis	V _{S_POR_HY}	_	0.02	_	V	V _{S_POR} - V _{S_POFFR}	P_PRO_01_30
Thermal shutdown							
Thermal shutdown junction temperature	$T_{\rm jSD}$	155	175	200	°C	-	P_PRO_01_05
Thermal switch on junction temperature	$T_{\rm jSO}$	150	-	190	°C	_	P_PRO_01_06
Thermal hysteresis	ΔΤ	_	12	_	K	_	P_PRO_01_07
Overcurrent shutdo	own	·	•				·
HS/LS overcurrent detection threshold	I _{SD_HS} I _{SD_LS}	16	22	27	А	_	P_PRO_01_09
HS/LS current limitation	I _{LIM_HS} I _{LIM_LS}	20	30	43	А	-	P_PRO_01_10
HS/LS overcurrent shutdown filter time	$t_{ m dOC_LS}$	5	7	11	μs	-	P_PRO_01_11
Open load detection	n	,				,	,
Open load detection current	I _{OLD}	2.5	4	5.5	mA	Input patterns: INA = 1, INB = 0, PWM = 0, SEL = 0; INA = 0, INB = 1, PWM = 0, SEL = 0;	P_PRO_01_12
Open load detection filter time	t_{D_OL}	8.5	-	-	μs	Input patterns: INA = 1, INB = 0, PWM = 0, SEL = 0; INA = 0, INB = 1, PWM = 0, SEL = 1; INA = 0, INB = 0, PWM = 0, SEL = 1	P_PRO_01_13

(table continues...)

1.00

Datasheet

7 Protection and diagnostics



Table 13 (continued) Electrical characteristics

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values	i	Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
Short to ground detection voltage	$V_{\rm STG}$	0.7	_	1.25	V	-	P_PRO_01_27
Current sense			•	•	•		
High-side current sense ratio	Kilis1(HS)	4300	4900	5500	_	I _{OUT} = 5 A	P_PRO_01_14
High-side current sense ratio	Kilis2(HS)	2600	4800	7200	-	I _{OUT} = 0.8 A	P_PRO_01_15
Low-side current sense ratio	Kilis1(LS)	4300	4900	5500	-	I _{OUT} = 5 A	P_PRO_01_16
Low-side current sense ratio	Kilis2(LS)	3200	6000	8800	_	I _{OUT} = 0.8 A	P_PRO_01_17
Max. analog sense current	I _{IS(CS)}	_	_	5.5	mA	In normal operation condition	P_PRO_01_18
Error sense current	I _{IS(FAULT)}	5.9	7.2	8.6	mA	In fault condition	P_PRO_01_19
Timing			•	•	•		
Input reset time for HS latched faults	t _{RST_HS}	300	_	_	ns	V _{INX} = 5 V to 0 V; HSX is in fault condition	P_PRO_01_20
Input reset time for LS latched faults	t _{RST_LS}	300	_	_	ns	V _{PWM} = 5 V to 0 V; LSX is in fault condition	P_PRO_01_21
Standby mode blanking time	t _{standby}	-	_	50	μs	-	P_PRO_01_22
Current sense blank time for slow slew rate	t _{IS_BLK}	1.5	-	10	μs	$I_{\rm IS}$ from 0 to 40%; $R_{\rm load}$ = 5.6 Ω ; $V_{\rm S}$ = 13.5 V	P_PRO_01_23
Current sense blank time for fast slew rate	t _{IS_BLK}	1.0	_	8.5	μs	$I_{\rm IS}$ from 0 to 40%; $R_{\rm load}$ = 5.6 Ω ; $V_{\rm S}$ = 13.5 V	P_PRO_01_24
Recovery time from latched fault	t _{rec}	7	_	25	μs	-	P_PRO_01_25
Watchdog period	$t_{ m WD}$	_	65	_	ms	-	P_PRO_01_26

8 Serial peripheral interface - SPI



8 Serial peripheral interface - SPI

8.1 SPI description

The control input word is read via the serial data input pin SDI, which is synchronized with the clock input SCLK provided by microcontroller. The output word appears synchronously at the serial data output pin SDO, see Figure 28.

The transmission cycle begins when the chip is selected by the input CS (chip select), active high. After the CS input returns from high to low, the word that has been read is interpreted according to the content. The SDO output switches to tristate status (high impedance) at this point, thereby releasing the SDO bus. The state of SDI is shifted into the input flip-flop with every falling edge on SCLK. The state of SDO is shifted out after every rising edge on SCLK. The SPI of the device is daisy chain capable.




Figure 28 SPI data transfer timing

A SPI communication consists of 8-bit frames as shown in Figure 29:

- SDI receives the data byte
- If SDO_SEL = 0, SDO transmits the global error flag and the Control byte
- If SDO SEL = 1, SDO transmits the global error flag and the Status byte

Datasheet

8 Serial peripheral interface - SPI






Figure 29 SPI response

8.2 Global error flag

The global error flag (GEF) bit is reported on SDO between the CS rising edge and the first SCLK rising edge. With global error flag the device is possible to have a quick diagnostic without any SPI clock pulse in following conditions:

- Overcurrent of half-bridge A
- Overcurrent of half-bridge B
- Open load
- Undervoltage
- Thermal shut down

8 Serial peripheral interface - SPI






Figure 30 Global error flag - Diagnostic with 0 - clock cycle

8.3 Control byte

The control byte is sent to the device via SDI pin:

- Watchdog enable (Enable bit):
 - WD_EN is set to 0 to deactivate the watchdog (default)
 - WD EN is set to 1 to activate the watchdog
- Slew rate selection (SR bit):
 - SR is set to 1 to select the fast slew rate level
 - SR is set to 0 to select the slow slew rate level (default)
- Current sense enable (SEN EN bit):
 - SEN_EN is set to 1 to enable the current sense
 - SEN EN is set to 0 to disable the current sense (default)
- Current sense select (SEL bit):
 - SEL is set to 1 to provide the sensing current of half-bridge A at IS pin
 - SEL is set to 0 to provide the sensing current of half-bridge B at IS pin (default)
 - Combine with other input bits the error flags of open load and short to GND are provided to the IS pin (refer to Table 7)
- PWM (PWM bit): Combine with INA, INB and SEL bit to select the operative mode (refer to Table 7)
- INB (OCB bit): Combine with INA, SEL and PWM bit to select the operative mode (refer to Table 7)
- INA (OCA bit): Combine with INB, SEL and PWM bit to select the operative mode (refer to Table 7)
- Read out byte select (SDO SEL bit):
 - SDO_SEL is set to 1 to read out the status byte at SDO pin
 - SDO_SEL is set to 0 to read out the control byte at SDO pin (default)

8.4 Status byte

Datasheet

The SDO shifts out the status register during the SCLK cycles to provide an overview of the device status shown in Table 14 as following:

37

- Watchdog status of the device (WD_EN bit): activated or deactivated watchdog
- Thermal shut down (TSDB bit): overtemperature shutdown of half-bridge B

Datasheet

8 Serial peripheral interface - SPI



- Thermal shut down (TSDA bit): overtemperature shutdown of half-bridge A
- Undervoltage of VS (UV bit): VS undervoltage shutdown
- Open load (OL bit): open load detection
- Overcurrent of half-bridge B (OCB bit): overcurrent protection of half-bridge B
- Overcurrent of half-bridge A (OCA bit): overcurrent protection of half-bridge A
- Read out byte (SDO_SEL bit): control byte or status byte

Note:

The global error flag is a logic OR combination of error flags in the status byte: GEF = (TSDB) OR (TSDA) OR (UV) OR (OL) OR (OCB) OR (OCA).

Table 14 Failure reported in the global status byte and global error flag

Type of error	Failure reported in the global status byte	Global error flag	
Thermal shut down of half-bridge A	TSDA = 1	1	
Thermal shut down of half-bridge B	TSDB = 1	1	
Undervoltage of VS	UV = 1	1	
Open load	OL = 1	1	
Overcurrent of half-bridge A	OCA = 1	1	
Overcurrent of half-bridge B	OCB = 1	1	
No error	TSD = 0	0	
	UV = 0		
	OL = 0		
	OCA = 0		
	OCB = 0		

8.5 SPI timing

To ensure a correct SPI communication, the following conditions have to be fulfilled:

- SCLK must be low for a minimum t_{BEF} before CS rising edge and $t_{\mathsf{lead_EN}}$ after CS rising edge
- SCLK must be low for a minimum t_{lag} before CS falling edge and t_{BEH} after CS falling edge




Figure 31 SPI timing parameters

Datasheet

8 Serial peripheral interface - SPI



8.6 Daisy chain

In daisy chain configuration the SDO pin of the microcontroller is connected to a slave SDI. The first slave SDO is connected to the next slave SDI in the chain. The SDO of the final device in the chain is connected to the SDI pin of the microcontroller. In daisy chain configuration, the microcontroller SCLK is connected to all the slave CS inputs as shown in Figure 32.

In the daisy chain an external VDDIO supply and a pull-up resistance is needed to drive the push-pull stage of the SDO pins. For the last device in the daisy chain no external resistance is required if the microcontroller has an internal pull-up resistance connected to it's SDI pin.




Figure 32 Daisy chain configuration with three BTM9021EP devices

The BTM9021EP operates as a 8-bit shift register. The microcontroller must send the data bytes in reverse order as shown in Figure 33:

- The data byte for the device 3 is sent first.
- Then data byte for the device 2 is sent.
- Then data byte for the device 1 is sent.

The SDI of the microcontroller, which is connected to SDO of the last device in the daisy chain, receives:

- A logic OR combination of all Global Error Flags (GEF) at the beginning of the SPI frame, between CS rising edge and the first SCLK rising edge.
- The status byte or the control byte of each BTM9021EP in reverse order: The status byte 3 or the control byte 3 corresponding to the device 3 is received first, followed by the status byte 2 or the control byte 2 corresponding to the device 2, and finally the status byte 1 or the control byte 1 corresponding to the device 1 is received.

1.00

8 Serial peripheral interface - SPI






Figure 33 SPI frame in daisy chain configuration with three BTM9021EP devices

8.7 Electrical characteristics SPI

Table 15 SPI electrical characteristics

 $V_S = 7 \text{ V to } 18 \text{ V}$, $T_j = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Values			Note or condition	P-Number
		Min.	Тур.	Max.			
SPI frequency		·					·
Maximum SPI frequency	$f_{\rm SPI,max}$	-	_	4	MHz	_	P_SPI_01_01
Delay from CS rising	g edge to first ris	ing edge of	SCLK				·
SPI interface wake- up time	t _{WAKEUP}	-	_	20	μs	_	P_SPI_01_02
SPI interface (SDI, S	SCLK, CS)	·					·
Pull down resistor at pin CS, SDI and SCLK	$R_{\text{CS}}, R_{\text{PD_SDI}},$ $R_{\text{PD_SCLK}},$	100	250	300	kΩ	-	P_SPI_01_07

Datasheet

8 Serial peripheral interface - SPI



Table 15 (continued) SPI electrical characteristics

 $V_S = 7 \text{ V to } 18 \text{ V}$, $T_i = -40 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Тур.	Max.	_		
nput capacitance at pin CS, SDI and SCLK	Cı	-	_	15	pF	-	P_SPI_01_08
nput interface, logi	c outputs MISO						
High output voltage level	V _{SDO(H)}	V _{DD_EX} T - 0.4	_	_	V	$R_{\text{PULL_UP}} = 2.2 \text{ k}\Omega;$ $V_{\text{DD_EXT}} = 5 \text{ V}$	P_SPI_01_09
Low output voltage level	$V_{\rm SDO(L)}$	_	_	0.6	V	$R_{\text{PULL_UP}} = 2.2 \text{ k}\Omega;$ $V_{\text{DD_EXT}} = 5 \text{ V}$	P_SPI_01_10
Tri-state leakage current	I _{SDOLK}	-10	_	10	μΑ	$V_{\text{CS}} = V_{\text{DD_EXT}};$ $0 \text{ V} < V_{\text{SDO}} < V_{\text{DD_EXT}};$ $R_{\text{PULL_DOWN}} = 200 \text{ k}\Omega$	P_SPI_01_11
Tri-state input capacitance	C_{SDO}	_	-	15	pF	_	P_SPI_01_12
Data input timing							
SCLK period	t_{pCLK}	250	_	_	ns	_	P_SPI_01_13
SCLK high time	t _{SCLKH}	0.45 * t _{pCLK}	-	0.55 * t _{pCLK}	ns	_	P_SPI_01_14
SCLK low time	t _{SCLKL}	0.45 * t _{pCLK}	_	0.55 * t _{pCLK}	ns	_	P_SPI_01_15
SCLK low before CS high	t _{BEF}	125	_	-	ns	_	P_SPI_01_16
CS setup time	t_{lead}	250	_	_	ns	-	P_SPI_01_17
SCLK setup time	t_{lag}	250	-	_	ns	_	P_SPI_01_18
SCLK low after CS low	t _{BEH}	125	_	_	ns	-	P_SPI_01_19
SDI setup time	t _{SDI_setup}	100	_	_	ns	-	P_SPI_01_20
SDI hold time	t _{SDI_hold}	50	_	_	ns	-	P_SPI_01_21
Input signal rise time at pin SDI, SCLK, CS	t _{riN}	-	_	50	ns	_	P_SPI_01_22
nput signal fall time at pin SDI, SCLK, CS	t _{fIN}	-	_	50	ns	-	P_SPI_01_23
Minimum CS low time	t_{CSL}	4	-	-	μs	-	P_SPI_01_24

(table continues...)

Datasheet

8 Serial peripheral interface - SPI



Table 15 (continued) SPI electrical characteristics

 V_S = 7 V to 18 V, T_j = -40°C to 150°C, all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


Parameter	Symbol	Values			Unit	Note or condition	P-Number
		Min.	Тур.	Max.			
GEF valid time	t _{GEF_VAL}	-	-	250 * n	ns	n = no. of devices in the same daisy chain;	P_SPI_01_30
Data output timing	<u> </u> 						
SDO rise time	t_{rSDO}	-	50	250	ns	C_{Load} = 50 pF; R_{pullup} = 2.2 k Ω ; Max. values depends on R_{pullup}	P_SPI_01_25
SDO fall time	t_{fSDO}	-	50	110	ns	$C_{\text{Load}} = 50 \text{ pF};$ $R_{\text{pullup}} = 2.2 \text{ k}\Omega$	P_SPI_01_26
SDO enable time after CS rising edge	t _{ENSDO}	-	_	80	ns	-	P_SPI_01_27
SDO disable time after CS	t _{DISSDO}	-	_	200	ns	-	P_SPI_01_28
SDO valid time for VDD_EXT = 5 V	t _{VASDO}	-	-	110	ns	$V_{SDO} < 0.2 * V_{DD_EXT},$ $V_{SDO} > 0.8 * V_{DD_EXT}$ $C_{load} = 50 \text{ pF}$	P_SPI_01_29

9 Application Information



9 Application Information

The following simplified application figure is given as a hint for the implementation of the device only and should not be regarded as a description or warranty of a certain functionality, condition or quality of the device. The function of the described circuits must be verified in the applications.




43

Figure 34 Application figure of BTM9020EP

Datasheet

9 Application Information






44

Figure 35 Application figure of BTM9021EP in daisy chain

10 Package



10 Package



45

Figure 36 Package dimension

1.00

Datasheet

11 Datasheet revision history



11 Datasheet revision history

Table 16 Revision history

Revision number	Date of release	Description of changes
1.00	2024-09-15	Datasheet

1.00

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-09-15 Published by Infineon Technologies AG 81726 Munich, Germany

© 2024 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference IFX-wnf1725893793058

Important notice

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

Warnings

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.